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We elucidate on the low mobility and charge traps of the chemically reduced graphene oxide 共RGO兲
sheets by measuring and analyzing temperature dependent current-voltage characteristics. The RGO
sheets were assembled between source and drain electrodes via dielectrophoresis. At low bias
voltage the conduction is Ohmic while at high bias voltage and low temperatures the conduction
becomes space charge limited with an exponential distribution of traps. We estimate an average trap
density of 1.75⫻ 1016 cm−3. Quantitative information about charge traps will help develop
optimization strategies of passivating defects in order to fabricate high quality solution processed
graphene devices. © 2010 American Institute of Physics. 关doi:10.1063/1.3484956兴
Nanostructures of graphene oxide 共GO兲 have created a
lot of attention as it provides a pathway to produce large
quantities of graphene sheets in solution at low cost.1–13 The
easy processibility of GO and compatibility with various
substrates including plastics makes them an attractive candidate for high yield manufacturing of graphene based electronic devices. However, GO is an electrically insulating material consisting of a large number of C–O bonds. Removal
of C–O bonds by chemical and/or thermal reduction technique produces reduced graphene oxide 共RGO兲 sheets and
allows one to restore the electrical properties. RGO sheets
have been used for field effect transistors 共FETs兲,3–9 chemical
sensors,10 organic solar cells,11 as well as transparent electrodes in photovoltaic devices.12,13 However, the electrical
conductivity and field effect mobility values for RGO sheets
are much inferior to that of pristine graphene. This has been
attributed to a large amount of disorder present in the RGO
sheets. Disorder in RGO sheets have mostly been characterized with temperature dependence of resistivity where variable range hopping and activated hopping have been
observed.6–8 Such a study does not provide detailed information about the nature and density of charge traps in the system. A detailed knowledge of charge conduction and quantitative information about charge traps is important for further
optimization of reduction techniques and synthetic strategies
for increasing conductivity and mobility of RGO toward
pristine graphene. Similar strategies have been successfully
used for passivating defects in silicon to fabricate high quality complementary metal oxide semiconductor circuits.
In this paper we present measurements and analysis of
temperature dependent current density 共J兲-voltage 共V兲 characteristics to elucidate on the nature and density of charge
traps in the RGO sheets. The GO sheets suspended in water
were reduced chemically in the solution and then assembled
between prefabricated gold source and drain electrodes via
ac dielectrophoresis 共DEP兲. We show that the J-V charactera兲
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istic of the RGO devices measured at different temperatures
共295 to 77 K兲 follow power law behavior, J⬁Vm. At low bias,
the conduction is Ohmic with m = 1, while at higher bias
voltages m increases from 2 to 3 with reducing temperature
signifying space charge limited conduction 共SCLC兲 with a
transition from trap free 共TF-SCLC兲 regime at room temperature to exponentially distributed trap 共EDT-SCLC兲 regime at low temperatures. We estimate an average trap density of 1.75⫻ 1016 cm−3 for our samples.
RGO sheets were synthesized through a chemical reduction of GO in solution prepared by modified Hummers
method.14 Oxidized graphite in water was ultrasonicated to
achieve GO monolayer sheets followed by centrifugation for
30 min at 3000 rpm to remove any unexfoliated oxidized
graphite. The pH of GO dispersion in water 共0.1 mg/mL兲
was adjusted to 11 using a 5% ammonia aqueous solution.
15 L of hydrazine solution 共35% in N,Ndimethylformamide兲 was then added and the mixture was
heated at 95– 100 ° C for 1 h. X-ray photoelectron spectroscopy spectra show effective reduction in GO 共see Ref. 15兲.
Devices were fabricated on heavily doped silicon 共Si兲 substrates capped with a thermally grown 250 nm thick SiO2
layer. Source and drain electrode patterns with a channel
length of 500 nm and width of 500 nm were defined by
electron beam lithography and thermal deposition of 5 nm Cr
and 20 nm Au followed by lift off.
The RGO sheets were assembled between the source and
drain electrodes via DEP. Figure 1共a兲 shows a cartoon of the
DEP setup. Details of the assembly were presented in our
previous publication.9 In brief, a small drop of RGO solution
was placed onto the electrodes pattern. An ac voltage of approximately 3V P-P at 1 MHz was applied for 20–30 s after
which the solution droplet was blown off by nitrogen gas.
Figure 1共b兲 shows tapping-mode atomic force microscope
共AFM兲 image of a representative devices with the height
analysis shown in Fig. 1共c兲. It can be seen that the thickness
varies from 2 to 8 nm in the channel indicating that up to
eight layers of RGO sheets have been assembled. The devices were then annealed in Ar/ H2 gas at 200 ° C for an
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FIG. 1. 共Color online兲 共a兲 Cartoon of DEP assembly setup. 共b兲 Tappingmode AFM of a RGO device assembled via DEP. Scale bar represents 500
nm. 共c兲 Height profile of the AFM image shown in Fig. 1共b兲. 共d兲 Room
temperature transfer characteristic of device A.

hour, and loaded into a variable temperature cryostat after
bonding. Temperature dependent electronic transport measurements from 295 to 77 K were performed using a Keithley 2400 source-meter, and a current preamplifier 共DL
1211兲 capable of measuring subpicoampere signal interfaced
with LABVIEW program. A total of nine devices were investigated.
Figure 1共d兲 shows the room temperature transfer characteristics of a representative RGO device 共device A兲 where the
current 共I兲 is plotted as a function of gate voltage 共Vg兲 measured in vacuum. The gate voltage was scanned from ⫺40 to
+40 V with a fixed source-drain voltage of V = 0.5 V. The
device shows an ambipolar FET behavior while. The room
temperature hole mobility and the carrier concentration were
calculated as 0.71 cm2 / V s and 12⫻ 1012 cm−2, respectively. The FET properties are similar to other studies reported previously.3–9 However, recent report suggests that the
mobility can be significantly higher when the size of RGO is
big and reduction is done at very high temperature.16,17
Figures 2共a兲 and 2共b兲 show the I-V characteristics at
various temperatures measured from ⫺5 to 5 V with Vg = 0
for device A. The magnitude of the applied bias was limited
to 5 V to avoid electrical breakdown of the RGO devices.
The I-V curves are highly symmetric at all temperatures. In
addition, the I-V curve became increasingly nonlinear with
decreasing temperature. The nonlinearity in I-V curves in
disordered semiconductor systems has been explained using
共i兲 Schottky barrier 共SB兲 between metal electrode and semiconductor, 共ii兲 Fowler–Nordheim 共FN兲 tunneling, and 共iii兲
SCLC. In general, the I-V curve of a metal-semiconductormetal junction should be highly asymmetric if the SB is
dominated. However, our I-V curves are highly symmetric
关see Fig. 2共b兲兴 giving evidence that charge transport is not
dominated by SB. Additionally, the attempt to fit our data
with the SB was not successful 共not shown here兲. FN tunneling can be ruled out as in FN model,18 the I-V curves are
independent of temperature while our I-V curves are highly
sensitive to temperature.
We now discuss SCLC mechanism. SCLC occurs in low
mobility semiconductors when injected charge density exceeds the intrinsic free carrier density of the material.
Analysis of the J-V characteristics using the SCLC model
is one of the experimental methods for the detection of
charge trap states in disordered semiconductors. In the ab-
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FIG. 2. 共Color online兲 共a兲 Current-Voltage 共I-V兲 characteristics at different
temperatures for device A. 共b兲 I-V curves at different temperatures plotted in
semi log scale to clearly show highly symmetric nature of the curves. 共c兲
Current density 共J兲 vs V plotted in a log-log scale for different temperatures.
The symbols are the experimental points while the solid lines are fits to
J⬁Vm. Two regions are separated by Vth. For V ⬍ Vth, m = 1 and the conduction is Ohmic. V ⬎ Vth the conduction is due to SCLC with exponentially
distributed trap states. 共d兲 Expanded view of the SCLC regime. For clarity,
J at 77 K was divided by 1.2.

sence of any trap states or when trap states do not dominate
the transport, the J-V characteristics are described using,
J = 90rV2 / 8d3 where 0 is the permittivity of free
space, r the dielectric constant of the RGO,  is the
charge carrier mobility, and d is the spacing between
electrodes.19 However, in presence of trap states that are
exponentially distributed in energy, the J-V relationship is
given
by
J = 共Nv / ql−1兲关共2l + 1兲 / 共l + 1兲兴1/l兵共0 / Nt兲关l / 共l
l l+1 2l+1
+ 1兲兴其 共V / d 兲 where, l is an exponent and should be
greater than 1, q is the electronic charge, Nv is effective
density of states, and Nt is the trap density.20 By plotting
J and V in log-log scale one can determine the value of
exponent m. For trap free 共TF-SCLC兲 regime, m = 2 while
for exponentially distributed trap 共EDT-SCLC兲 regime m = l
+ 1 ⬎ 2.
Fig. 2共c兲 shows J versus V curves at different temperature in a log-log scale for sample A. The dotted symbols are
the experimental data points and the solid lines are a fit to
J⬁Vm. At low voltages, m equals to 1 at all temperatures
signifying Ohmic conduction. However, at higher voltages,
m deviates from 1. Vth, the onset voltage where log J-log V
curves begin to inflect to higher slope region, shifts to lower
voltage with decreasing temperature. For V ⬎ Vth, m = 2 at
room temperature implying TF-SCLC regime. However, as
the temperature is reduced, the value of m for V ⬎ Vth is
increased to 2.3 at 200 K, 2.6 at 150 K, 2.8 at 100 K, and 3
at 77 K. The J-V curves for higher values of V are more
clearly shown in Fig. 2共d兲. For these temperatures, the conduction is governed by traps that are exponentially distributed in energy 共EDT-SCLC兲.
A transition from TF-SCLC regime at room temperature
to EDT-SCLC regime at low temperature can occur for the
following reason: At room temperature, the free career density is higher than the trap density. However, as the temperature is reduced, free career density is also reduced and the
trap states started to dominate by localizing charge carriers
and we enter EDT-SCLC regime with m ⬎ 2.
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FIG. 3. 共Color online兲 Extrapolation of the J-V curves at low temperatures
plotted in log-log scale for device A. From this plot, we determine the
temperature independent crossover voltage Vc = 10 V.

More quantitative information about traps can be obtained by extrapolating J-V curves in voltage. If charge traps
are distributed in energy, they will be gradually filled with
increasing electric field at all temperatures and at a certain
critical voltage, all traps will be filled. According to Kumar
et al.21 this critical voltage is independent of temperature and
is given by Vc = qNtd2 / 2r0. By extrapolating the J-V curves
we can obtain values for Vc and calculate trap density Nt. In
Fig. 3, we extrapolate the log J and log V characteristic at
higher bias voltages for all temperatures except room temperature. The Vc = 10 V was found for device A. In order to
calculate the trap density from Vc, we need to know the
dielectric constant 共r兲 of chemically RGO. The value of r
can be calculated by using; r = n2 − k2, where n and k are
refractive index and extinction coefficient of RGO film, respectively. Using the values of n and k in the thermally reduced GO,22 we calculate r = 3.5. Using this value, we obtain trap density Nt = 1.54⫻ 1016 cm−3 for A.
Similar EDT-SCLC regime at low temperatures was observed in all nine samples that we have measured. In Ref. 15
共Table I兲, we summarize all measured RGO devices where
we tabulate room temperature hole mobility, Vc and Nt values. All measured devices show similar trap density. The
average trap density was about 1.75⫻ 1016 cm−3.
An exponential distribution of trap in energies is expected for the traps originating from surface defects and
structural disorders.23 When GO is produced via oxidation,
some C–C bonds can get broken creating vacancies.24 During the reduction process, carbon can also get removed from
the GO backbone.25 Although, this has been theoretically
shown for thermal reduction cases, however, such study for
chemical reduction cases are yet to be done. In addition, line
defects such as wrinkles and folding of RGO sheet also create defects.2 Because of the presence of the large number of
trap states, charge in the gate would induce charge in the
traps rather than free charge carrier in the semiconducting
RGO sheets causing a low mobility in these sheets. Our
study suggests that a large number of trap states exists in
RGO and call for more theoretical and experimental investigations to understand how the trap states are created and how
can they be minimized.
In conclusion, we elucidated on the low mobility and
density of charge traps in RGO sheets by measuring and
analyzing temperature dependent current-voltage characteris-

tics. The GO sheets suspended in water were reduced chemically in the solution and then assembled between prefabricated gold source and drain electrodes via ac DEP. We show
that at low bias voltage the conduction is Ohmic while at
high bias voltage the conduction becomes SCLC. At room
temperature, the conduction is governed by trap free SCLC
while at a lower temperature it is dominated by traps that are
exponentially distributed in energy. We estimated an average
trap density of 1.75⫻ 1016 cm−3. Quantitative studies of
charge traps using SCLC presented in this work will facilitate further development of strategies for the chemical modification of RGO surfaces to passivate traps and thereby
improve the carrier transport by providing quantifying evidences of the developed strategies of passivating defects in
order to fabricate high quality solution processed graphene
devices.
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